ECS WH386SX-D (6 ISA)
25MHz33MHz40MHz
Baby AT (max 220 x 330 mm)
220mm x 220mm
- Leading Edge WINPRO 486
- Daewoo WH386SX-D
1x
AT Keyboard
5x
16-bit ISA
1x
8-bit ISA
Jumper settings in the MTL manual are incorrect. Here are the corrected info's: : JP7: open = internal L1 cache enabled closed = internal L1 cache disabled
JP9: 1+2 = ram parity enabled 2+3 = ram parity disabled
JP5: 1+2 = L2 cache 32k x8 2+3 = L2 cache 8k x8
Also, keep in mind that you have to populate all 4 simm slots to get the full bandwidth out of it.
Last updated 2024-12-08T13:37:49Z
Board info score is 9.2/10
-
Chipset part
-
Human Interface
-
Real-Time Clock
AMI - 3 entries
POST string
Note
Core Ver.
BIOS Ver.
Logs
POST string
30-0100-001131-00101111-111192-WINBUS
Note
32kbyte
Core version
111192
BIOS version
Logs
POST string
30-0200-D01131-00101111-070791-WINBSX
Note
64kbyte
Core version
070791
BIOS version
Logs
Release date
File
Logs
Chip
Release date
File
Logs
Chip
Release date
1995-11-30
File
Logs
Chip
Release date
1995-11-22
File
Logs
Chip
Release date
1994-07
File
Logs
Disclaimer
The info found in this page might not be entirely correct. Check out this guide to learn how you can improve it.