-
Chip family#35has been updated by computerguy096Attribute Old value New value miscSpecsMicroarchitecture: CPUID: <br/>L1 cache: 64KB code, 64KB data<br/>Process n... Microarchitecture: CPUID:
L1 cache: 64KB code, 64KB data
-
Chip family#35(K8 - Athlon 64 X2) has been associated toChip family#350(K8 - Sempron X2) by Wolt1x -
Chip family#35has been updated by Wolt1xAttribute Old value New value miscSpecsMicroarchitecture: CPUID: <br/>L1 cache: 64KB code, 64KB data<br/>Process n... Microarchitecture: CPUID: <br/>L1 cache: 64KB code, 64KB data<br/>Process n... -
Chip family#35has been updated by app:ppt-to-jsonAttribute Old value New value miscSpecsMicroarchitecture: CPUID: <br/>L1 cache: 64KB code, 64KB data<br/>Process n... -
Chip family#35has been updated by computerguy096 -
Chip family#35(K8 - Athlon 64 X2) has been associated toRAM type#8(DDR UDIMM) by PancakePuppy -
Chip family#35(K8 - Athlon 64 X2) has been associated toInstruction set#5(i586) by fireTwoOneNine -
Chip family#35(K8 - Athlon 64 X2) has been associated toInstruction set#17(SSE3) by fireTwoOneNine -
Chip family#35(K8 - Athlon 64 X2) has been associated toInstruction set#10(SSE2) by fireTwoOneNine -
Chip family#35(K8 - Athlon 64 X2) has been associated toInstruction set#9(SSE) by fireTwoOneNine -
Chip family#35(K8 - Athlon 64 X2) has been associated toInstruction set#8(3DNow!) by fireTwoOneNine -
Chip family#35(K8 - Athlon 64 X2) has been associated toInstruction set#7(MMX) by fireTwoOneNine -
Chip family#35(K8 - Athlon 64 X2) has been associated toInstruction set#11(AMD64/EM64T) by fireTwoOneNine -
Chip family#35(K8 - Athlon 64 X2) has been associated toRAM type#9(DDR2 UDIMM) by fireTwoOneNine -
Chip family#35has been updated by fireTwoOneNineAttribute Old value New value L1codenull 64KB L1datanull 64KB