-
Chip family#192has been updated by Wolt1xAttribute Old value New value miscSpecsMicroarchitecture: CPUID: <br/>L1 cache: 32KB code, 32KB data<br/>Process n... Microarchitecture: CPUID: <br/>L1 cache: 32KB code, 32KB data<br/>Process n... -
Chip family#192has been updated by app:ppt-to-jsonAttribute Old value New value miscSpecsMicroarchitecture: CPUID: <br/>L1 cache: 32KB code, 32KB data<br/>Process n... -
Chip family#192(Celeron M (Yonah-1024)) has been associated toEntity documentation#143(Intel Celeron M Processor on 65 nm Process Datasheet (January 2007) []) by Wolt1x -
Chip family#192has been updated by CarlosS.M.Attribute Old value New value nameCeleron M (Yonah) Celeron M (Yonah-1024) -
Chip family#192(Celeron M (Yonah)) has been associated toInstruction set#20(NX Bit) by computerguy096 -
Chip family#192(Celeron M (Yonah)) has been associated toInstruction set#17(SSE3) by computerguy096 -
Chip family#192(Celeron M (Yonah)) has been associated toInstruction set#6(i686) by computerguy096 -
Chip family#192has been inserted by computerguy096Attribute Old value New value L1codenull 32KB L1codeRationull 1 L1datanull 32KB L1dataRationull 1 idnull 192 namenull Celeron M (Yonah) processNodenull 65