U-Board KS-TG919 (ver. 1.0)
25MHz33MHz40MHz50MHz
Baby AT (max 220 x 330 mm)
220mm x 260mm
64KB128KB256KB512KB1MB
64MB
30-pin SIMM72-pin FPM
1x
AT Keyboard
7x
16-bit ISA
3x
32-bit VLB
Notes:
User "Peter" reports:
- The Level 2 cache is detected and shown on the boot screen, but otherwise disabled. Bios settings do not affect the cache which remains permanently disabled
- Memory timing settings in the bios have no effect. The memory remains permanently at slower settings
The user reports that an alternative to use may be the BIOS for the Mitac/Trigon IH4077D: https://theretroweb.com/motherboards/s/mitac-trigon-ih4077d-rev-d1
Last updated 2024-01-03T20:24:12Z
Board info score is 9.4/10
Vendor: Award [2 entries]
POST string
Note
Core Ver.
BIOS Ver.
Logs
Release date
File
Logs
Chip
Release date
File
Logs
Family
Release date
File
Logs
Disclaimer
The info found in this page might not be entirely correct. Check out this guide to learn how you can improve it.