Intel Knights Corner (x100)
cpuSocket
Empty
cpuFeatures
  • FMA3
  • IMCI
  • MMX
  • SSE
  • SSE2
  • SSE3
  • SSE4
  • SSE4.1
  • SSE4.2
  • SSSE3
threadsMemory ctrl.
GDDR5
actActions
doc 1 document available
Release date
File
Logs
Release date
File
Logs
notes Notes

Intels First Offical Xeon phi architecture featuring the Initial Many Core Instructions (IMCI) on the K10M ISA, this forms the predecessor to AVX512

Disclaimer

The info found in this page might not be entirely correct. Check out this guide to learn how you can improve it.