
## QUATECH, INC. SCB-1020

Serial controller

Card Type Chipset/Controller I/O Options Maximum DRAM NEC Serial port N/A



CONNE	CTIONS
Purpose	Location
Serial port - DB-25	CN1

INTERRUPT SELECT - J1						
Setting	Jumper A	Jumper B	Jumper C	Jumper D	Jumper E	Jumper F
í IRQ4	open	open	closed	open	open	open
IRQ2	closed	open	open	open	open	open
IRQ3	open	closed	open	open	open	open
IRQ5	open	open	open	closed	open	open
IRQ6	open	open	open	open	closed	open
IRQ7	open	open	open	open	open	closed

DMA SELECT - J2								
DM .	Α	В	С	D	Е	F	G	Η
í CH 1 for transmit	closed	open	closed	open	open	open	open	open
í CH 3 for receive	open	open	open	open	open	closed	open	closed
CH3 for transmit	open	closed	open	open	open	closed	open	closed
CH1 for receive	closed	open	open	open	open	open	closed	open
CH1 for transmit and receive	closed	open	open	open	closed	open	open	open
CH3 for transmit and receive	open	open	open	closed	open	open	open	closed

Continued on next page. . .

. . .continued from previous page

INTERRUPT MODE		
Setting	J3	
í Use dedicated IRQ	pins 1 & 4 closed	
Share IRQ with compatible Quatech card	pins 2 & 5, 3 & 6 closed	

CHASSIS GROUND		
Setting	J4	
í Chassis ground connected to digital ground	pins 1 & 8 closed	
Chassis ground provided by computer chassis	pins 1 & 8 open	

DTE/DCE SELECT		
Setting	J4	
í DTE configuration	pins 2 & 9, 3 & 10, 4 & 11, 5 & 12, 6 & 13, 7 & 14 closed	
DCE configuration	pins 2 & 3, 4 & 5, 6 & 7, 9 & 10, 11 & 12, 13 & 14 closed	
DTE	DCE	
1 7	1	

INTERRUPT SOURCE		
Setting	J5	
í From communications controller	pins 1 & 2 closed	
From DMA terminal count	pins 5 & 6 closed	

RTS/CTS MODE		
Setting	J5	
í RTS/CTS connected to CN1	pins 3 & 4, 7 & 8 closed	
RTS/CTS loopback enabled	pins 3 & 7 closed	

TRANSMIT CLOCK SOURCE		
Source	J6	
í Internal	pins 2 & 3 closed	
External	pins 1 & 2 closed	

RECEIVE CLOCK SOURCE		
Source	J7	
í Internal	pins 2 & 3 closed	
External	pins 1 & 2 closed	

Continued on next page. . .

. . .continued from previous page

-SYNC/IPS SELECT	
Source	J8
í Intenal synchronization mode sync notification signal enabled	pins 2 & 3 closed
External synchronization mode - sync notification signal enabled	pins 1 & 2 closed
Asynchronous mode - general purpose signal enabled	pins 1 & 2 closed

SYNCHRONOUS BLOCK TRANSFER COMPATIBILITY		
Setting	J9	
í Block Transfer software compatible	pins 1 & 2 closed	
Quatech REV A compatible pins 2 & 3 closed		
Note: The location of jumper J9 is not specified in manufacturer's documentation.		

I/O ADDRESS CONFIGURATION	
Base Ad ress	SW1
í 210h	2, 3, 4, 5 & 7 on
0F0h	1, 2 & 7 on

Note (1): The address range for the SCB-1020 is from 0 to 3F8h. The switches are a binary representation of the addresses. When a switch is off, the corresponding bit is set to 1 and has the following decimal value: SW1/1=2, SW1/2=1, SW1/3=8, SW1/4=4, SW1/5=2, SW1/6=1, SW1/7=8. SW1/8 is not used and the factory setting should not be altered. The SCB-1020 requires 8 consecutive address locations.