Interfaces the address and control portion of the Itanium processor system bus and the memory bus. Acts as a host bridge interface to peripheral I/O devices through four Expander channels.